

**METHOD AND APPARATUS FOR COMPRESSING VLIW  
INSTRUCTION AND SHARING SUBINSTRUCTIONS**

**ABSTRACT OF THE DISCLOSURE**

5 A VLIW instruction format is introduced having a set of control bits which  
identify subinstruction sharing conditions. At compilation the VLIW instruction is  
analyzed to identify subinstruction sharing opportunities. Such opportunities are  
10 encoded in the control bits of the instruction. Before the instruction is moved into the  
instruction cache, the instruction is compressed into the new format to delete select  
redundant occurrences of a subinstruction. Specifically, where a subinstruction is to be  
shared by corresponding functional processing units of respective clusters, the  
subinstruction need only appear in the instruction once. The redundant appearance is  
15 deleted. The control bits are decoded at instruction parsing time to route a shared  
subinstruction to the associated functional processing units.

09519695-030700  
DOZ050" 5696T560

5

10

15

20